Design and Implementation of an SRAM Layout Generator
نویسندگان
چکیده
In this paper the design and implementation of an SRAM layout generator is presented. The generated memories are aimed at implementation of system on chips for DSP applications. The purpose with the generator is to increase the design efficiency and reduce the dependency on commercial memories. The generator is implemented in SKILL in order to be easily modified for more advanced processes. The current version use a standard 0.18 μm CMOS process.
منابع مشابه
Design and Implementation of an Intelligent Part of Speech Generator
The aim of this paper is to report on an attempt to design and implement an intelligent system capable of generating the correct part of speech for a given sentence while the sentence is totally new to the system and not stored in any database available to the system. It follows the same steps a normal individual does to provide the correct parts of speech using a natural language processor. It...
متن کاملBit-serial pipeline synthesis and layout for large-scale configurable systems
| In this paper, we present our datapath synthesis and layout tools which are targeted toward large-scale con gurable systems with the logic capacity of up to millions of gates which consists of an easy design entry using C++, customized bit-serial circuit library for SRAM-based FPGAs, bit-serial pipeline circuit generator, and a circuit partitioner.
متن کاملSoftware Implementation and Experimentation with a New Genetic Algorithm for Layout Design
This paper discusses the development of a new GA for layout design. The GA was already designed and reported. However the implementation used in the earlier work was rudimentary and cumbersome, having no suitable Graphical User Interface, GUI. This paper discusses the intricacies of the algorithm and the GA operators used in previous work. It also reports on implementation of a new GA operator ...
متن کاملDevelopment of a low-power SRAM compiler
Considerable attention has been paid to the design of low-power, high-performance SRAMs (Static Random Access Memories) since they are a critical component in both hand-held devices and high-performance processors. A key in improving the performance of the system is to use an optimum sized SRAM. In this thesis, an SRAM compiler has been developed for the automatic layout of memory elements in t...
متن کاملDesign and Implementation of 8K-bits Low Power SRAM in 180nm Technology
This paper explores the tradeoffs that are involved in the design of SRAM. The major components of an SRAM such as the row decoders, the memory cells and the sense amplifiers have been studied in detail. The circuit techniques used to reduce the power dissipation and delay of these components has been explored and the tradeoffs have been explained. The key to low power operation in the SRAM dat...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998